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Abstract— With storage and computation happening at the
same place, computing in resistive crossbars minimizes data
movement and avoids the memory bottleneck issue. It leads
to ultra-high energy efficiency for data-intensive applications.
However, defects in crossbars severely affect computing ac-
curacy. Existing solutions, including re-training with defects
and redundant designs, but they have limitations in practical
implementations. In this work, we introduce row shuffling and
output compensation to mitigate defects without re-training or
redundant resistive crossbars. We also analyzed the coupling
effects of defects and circuit parasitics. Moreover, We study
different combinations of methods to achieve the best trade-off
between cost and performance. Our proposed methods could
rescue up to 10% defects in ResNet-20 application without
performance degradation.
I. INTRODUCTION
Memory bottleneck holds back data intensive applications,
such as machine learning, image processing, and Internet-of-
Things (IoT) [1]. This happens because of the limited on-chip
memory resource and high cost off-memory access. As on-
chip memory is way smaller than the data to be processed,
frequent cache update with off-chip memory is necessary and
it incurs significant energy consumption on off-chip commu-
nications, preventing today’s computers from becoming more
energy efficient. Recently, resistive crossbar-based computing
attracts researchers’ attention for its ”in-memory computing”
feature[2], [3]. By storing matrix values non-volatilely as
conductance of cross-point devices, a crossbar can efficiently
perform vector-matrix multiplication(VMM) in one operation
cycle [4], [5], [6], [7]. Using resistive crossbars, matrices only
need to be fetched once, and the total communication cost
dramatically reduces.
However, defects in resistive crossbars is a major concern
since they severely affect the VMM computing accuracy. To
mitigate defects, existing works use redundant circuits or re-
training with consideration of defects [8], [9], [10], [11], but
they have certain limitations in practical applications. In this
paper, we introduce row shuffling and output compensation to
mitigate defects in resistive crossbars without need of redun-
dant circuits or re-training. Our contributions are summarized
as below:
• Our defect mitigation methods do not need re-training
and can apply to general VMM operations. With high
flexibility, they could be used individually or in any
combination.
• We also discussed the coupling effect between circuit
parasitic and defects, and we adopted parasitic-aware
Fig. 1. 1-transistor-1-memristor (1T1M) crossbar for analog VMM computing
with digital interface.
mapping to evaluate the performance of defect mitigation
methods when circuit parasitic could not be ignored.
• With experiment-verified circuit simulations, our pro-
posed methods could rescue up to 10% defects in cross-
bars on general VMM and modern CNN applications.
II. PRELIMINARY
A. Computing with resistive crossbar
In VLSI, the resistive crossbar is defined as an adjustable
resistor array sandwiched by horizontal and vertical metal
paths. The adjustable resistor could be the phase change
material(PCM), the memristor, the floating gate, the ReRAM
device, the SRAM device, and etc. Fig. 1 shows a diagram of
the 1-transistor-1-memristor(1T1M) resistive crossbar array. It
consists of wordlines(WL), bitlines(BL), selection lines(SL),
access transistors and memristors. The access transistor con-
trolled by SL enables high precision, non-disturbance tuning
for memristor conductance states[12]. DAC and ADC arrays
act as digital/analog interfaces for the crossbar to other digital
components. Researchers found that by mapping the matrix
A to the conductance of cross-point device G and feed row
vector X as the input voltage signal V, resistive crossbars can
perform VMM via Ohm’s Law and Kirchhoff’s Current Law
(KCL)[13], [14].
B. Impact of defects in resistive crossbars
Unfortunately, defects exist in the resistive crossbar. Here, a
defect is defined as a memristor whose conductance could not
be programmed and stuck at certain state(s). There are various
types of defects in a memristor crossbar[15]. Without losing
generality, here we simplify divide defects into two most
popular types: Stuck-ON defect at the highest conductance
state, and Stuck-OFF defect at the lowest conductance state.
Using a sequence of reads and writes, the traditional March
test is enough to detect stuck-at faults[16].
Defects significantly reduce computing accuracy of cross-
bars as they cause error to the target conductance values,
and contribute to computing error in the output result. In
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Fig. 2. (a) An illustration of how defects affect ANN output. (b) ANN
classification accuracy degrades as defect grows.
Fig. 3. Shuffling rows in a 4 × 4 crossbar to minimize conductance error
due to defects.
Fig. 2(a), red lines between input and output neurons are
representing weights stored on defected synapses. The output
neurons (in black) receive contaminated weighted input signals
from defected synapses, and it finally leads to a degradation in
ANN performance. classification accuracy drops as the defect
rate grows [17]. In Fig. 2(b), the classification accuracy of
ANN can reach around 95% on MNIST without defects. After
injecting 10% defects[16] in the weight matrices, classification
accuracy quickly drops to around 50%. In short, crossbar-
based ANN is sensitive to defects and it is necessary to
mitigate defects in resistive crossbars.
III. METHODOLOGY
A. Row shuffling (RS)
We observe that a defect becomes effective only when its
stuck conductance being different from the target conductance.
In other words, if we can arrange target conductance close
to the stuck conductance of defect, the impact of the defect
is reduced. Fig. 3 illustrates an example of RS to minimize
conductance mapping error. By shuffling row 1 and row 2, row
3 and row 4 in G, new conductance mapping errors become
smaller. Note that input channels to each row should also be
shuffled accordingly. Although it is straightforward to shuffle
rows in this simple example, it is not trivial to optimize RS
in large crossbars with many defects.
Finding the best RS order in a defected crossbar can be
defined as an assignment problem: Before mapping G to a n×
n crossbar having m defected rows with index [d1, d2, ..., dm],
the cost matrix C is generated. Each entry ci,j stores the total
conductance error on each row due to defects (use L1 norm
since errors could be positive or negative), when mapping the
ith row of G to the jth row of a crossbar. If there are no defects
on a row, the cost of mapping any row of G to it is always 0.
Our goal is to find an optimal set [rs1, rs2, ..., rsm], where
the rsi row in G is shuffled to the di row in crossbar, so that∑m
i=1 Crsi,di is minimized. The remaining m− n rows in G
can be mapped to the m− n rows in crossbar.
To solve this problem, first, we scan (read-write-read) the
whole crossbar to get its defect pattern. The conductance
and locations of defects are both stored for later calculation.
Second, we convert the target matrix to the conductance matrix
G so that we can generate the initial cost matrix C, where ci,j
stores the L1 norm of the conductance error between the ith
row of the crossbar and the jth row of G. The conductance
error is the difference between defect’s conductance to the
target conductance. In the end, We adopt Munkres algorithm
to solve the assignment problem [18].
One limitation of RS is that the conductance mapping error
is only minimized, but not completely removed. However, RS
always improves computing accuracy since it guarantees to
minimize the overall conductance error due to defects, and it
can be easily implemented by re-ordering input data.
B. Output compensation (OC)
To further reduce the impact of defects, we estimate the
error current caused by the defect and try to compensate
it with affordable post-processing computation. The post-
processing computation must be low complexity and low cost
to implement, otherwise, it is meaningless to fix defected
crossbars with methods even more expensive than just re-
calculating all with digital circuits.
With this idea in mind, we estimate the error current due
to defects in a simple yet effective way. In an ideal crossbar
where I = VG, the error current caused by defects on the jth
column can be calculated by eq. 1.
Ierrorj,ideal =
k∑
i=1
(Gli,j −Gdefectli,j ) · vli (1)
vi is the input voltage signal at the ith row. k (k  n) defects
locate on the jth column with index [l1, l2, l3, ..., lk]. G
defect
li,j
is the conductance of defect on the lith row and the jth column.
The actual error current on the j column is formulated as
below:
Ierrorj,act =
n∑
i=1
vi ·Gi,j − Ij,act (2)
where Ij,act is the actual output current sensed on the jth
column.
As running circuit simulation in real-time to fix crossbar
output violates the rule of low complexity, we attempt to use
the simple linear fitting method to estimate the actual error
current with ideal error current. Linear fitting methods can be
regarded as finding aj and bj coefficients so that Ierrorj,est ≈
Ierrorj,act , where
Ierrorj,est = aj · Ierrorj,ideal + bj =
k∑
i=1
aj · (Gli,j−Gdefectli,j ) ·vli + bj
(3)
Fig. 4. Fitting result with linear conductance mapping
Fig. 5. Impact of Rwire on computing accuracy.
Inspired by eq. 3, an alternative linear fitting method is given
below to give more degree of freedom in fitting parameters,
where
I ′errorj,est =
k∑
i=1
wli,j · vli + bj (4)
To distinguish the two fitting methods, we denote fitting with
eq. 3 as compensation a, and fitting with eq. 4 as compensation
b. Fig. 4 shows the fitting result with both methods for a
128 × 128 crossbar. The simulation considers device models
and wire resistances, and its setup is detailed in section IV-A.
Although a linear trend can be observed between Ierrorj,est and
Ierrorj,act , the parasitic effect becomes unignorable, which causes
large variations and reduces the quality and robustness of the
linear fitting between the estimated error current to the real
error current. In short, it is necessary to compensate the impact
of circuit parasitic to use OC in large-scale crossbars.
C. Parasitic-aware matrix mapping (PM)
So far we are only using linear mapping to map A to G
without considering the impact of circuit parasitics. How-
ever, in realistic, the impact of circuit parasitics, such as
wire resistance and device nonlinearity, is usually ubiquitous
and inevitable. Fig.5 shows the impact of wire resistance
on crossbar computing accuracy. The circuit simulation is
done with experiment-verified memristor model and transistor
model[13]. Linear mapping is used to map matrix value A to
crossbar conductance G. Ron is the lowest resistance state of
the memristor device, and Rwire is the interconnect resistance
between adjacent cross-point devices. As expected, computing
accuracy improves with more conductive wires. However, the
error does not decrease to 0 even with superconductive wires.
Fig. 6. Fitting result with parasitic-aware mapping.
Fig. 7. Defect mitigation flow chart and crossbar computing flow chart.
This is because device nonlinearity starts to dominate the
computing error when wire resistance can be ignored. One
possible solution to eliminate such impact is to map A to
G with consideration of wire resistance as well as device
nonlinearity. Since mapping A to G only needs to be done
once, it can afford additional computing cost to compensate
parasitics in the mapping stage from A to G.
We adopt the parasitic-aware mapping method from [14], it
targets on finding a new conductance matrix G′ with consider-
ation of parasitic effects, so that cross-point currents in a real
crossbar with G′ equal to the cross-point currents in an ideal
crossbar with G. To find G′ for a n × n crossbar, additional
constraints are added in circuit simulations to change devices
to conductance states that can pass the ideal amount of current.
For the detailed implementation of parasitic-aware mapping,
please refer to [14].
Fig. 6 shows the fitting result with parasitic-aware mapping
instead of linear mapping. Comparing to Fig. 4, the quality
of fitting significantly improves, especially for compensation
b. This verifies that parasitic-aware mapping successfully
decouples the parasitic and defects by mitigating parasitic
effects. It also proves that the higher degree of freedom in
compensation b helps and it should be our final version of
output compensation.
D. General flow of the combined solution
Fig. 7 summarizes the general flow of using row shuffling,
output compensation, and parasitic-aware mapping in different
combinations. Each method can be used independently and
works on different stage. Parasitic-aware mapping takes more
computations than linear mapping but offers better computing
accuracy on large and nonlinear resistive crossbar arrays.
Users should refer to Fig.5 to see if the linear mapping
can provide enough bit-accuracy on the chosen crossbar size
and Ron/Rwire ratio. If not, the parasitic-aware mapping is
encouraged. For most cases, especially neural networks, the
model parameters only need to map on crossbar once before
inference. Therefore, using parasitic-aware mapping is a one-
time cost and leads to ignorable overhead on inference. Row
shuffling works on the input stage and also the mapping stage.
Output compensation works on the output stage and it tries
to compensate for the output error with the inputs. Since it
involves re-computation of the defects part to improve the
VMM accuracy, it becomes less efficient as defect number
increases.
IV. EVALUATION
A. Simulation setup
To measure the performance of our methods, we first check
the number of distinguishable levels in analog output and
convert it to bit accuracy following eq. 5:
Bit Accuracy = log2(Output Range/Avg.Error + 1) (5)
In circuit simulation, the memristor model is the TaOx
device model [19], and the access transistor model is from
[14]. Ron = 15KΩ, Roff = 300KΩ, Rwire = Rin = Rout
= 1Ω. LGS = 1/Roff, and HGS = 1/Ron. Our simulation
focus on cases that parasitic effects could not be ignored,
which is usual in real applications. For general VMM test,
we use uniform-distributed random inputs in range [-1,1],
and uniform-distributed random matrices in range [-1,1]. For
all tests, defect patterns follows a 2-D uniform distribution
and then assigned to LGS or HGS with Stuck-ON/Stuck-OFF
defect ratio = 1, if not otherwise mentioned.
B. General VMM test
Fig.8 shows the bit accuracy of crossbars with different
sizes. Here ”Baseline” means linear mapping G to defected
crossbars, and then do computing without any mitigation.
The result shows that: First, with linear mapping row shuf-
fling provides∼1 bit improvement on average, output compen-
sation provides ∼2 bit improvement on high defect rates, and
its accuracy increases with defect rate as more computations
are transferred to digital circuit implemented compensation
component. Second, RS+OC performs very similar to output
compensation alone in all crossbar sizes and capped at certain
bits as defect rate grows. This is because circuit parasitics
begin to dominate the error as defects being mitigated. OC
not only rescues the stuck-at fault but also increases accuracy
from the other imperfections. In such parasitics or other
defects dominate cases, as the stuck defect goes up, OC could
have more input and fitting parameter to compensate output.
Therefore, accuracy may also increase with the stuck defect,
which usually happens in low bit accuracy, as shown in our
results. Without considering parasitic effects, any mitigation
methods for defects will have limited improvement. Third,
with consideration of parasitic-aware mapping(PM) to mitigate
parasitic effects, RS+PM, OC+PM, and RS+OC+PM make a
leap in the performance, especially for large crossbars. But
only using parasitic-aware mapping without defects mitigation
cannot help mitigate the defects impact. This supports our
claim that parasitic-aware mapping is used to decouple the
parasitic impact and boost the performance of row shuffling
and output compensation. RS+OC+PM appears to have the
best resilience to high defect rates and can maintain ∼8 bit
accuracy in all situations. In 128 × 128 crossbar, OC+PM,
and RS+OC+PM capped again since the remaining parasitic
effects begin to dominate the error again. In this case, we need
fabrication improvements, such as a device with better linear-
ity and higher resistance range, wires with lower resistance,
to overcome the bit accuracy barrier in large crossbars.
Stuck-ON/Stuck-OFF defect ratio can vary a lot for dif-
ferent chips with different materials, fabrication processes
and programming schemes. Thus, we evaluate the impact
of Stuck-ON/Stuck-OFF defect ratio on computing accuracy.
Fig. 9 shows the average bit accuracy with different Stuck
ON/Stuck-OFF defect ratio on a 128× 128 crossbar. We can
see that parasitic-aware mapping only mitigates parasitic and
suffers a large variation in computing accuracy due to different
Stuck-ON/Stuck-OFF defect ratios. Other methods, especially
RS+OC+PM, are not sensitive to Stuck-ON/Stuck-OFF defect
ratio.
C. CNN demonstration
To demonstrate the effeteness of our methods for crossbar-
based neural networks, we evaluated them on defected
crossbar-based ResNet-20 on CIFAR10 dataset. We adopted
the method in [20] to transform convolution layers to VMM
computations.
Fig. 10 shows the bit accuracy of different combinations
in ResNet20 layers with 10% defects in crossbars. It is
obvious that RS+OC+PM significantly improves the computng
accuracy, especially at high defect rates and large crossbars.
Bit accuracy between conv14-18 is relatively lower than other
layers because the crossbar used in those layers are much
larger. It worth noting that even a defect-free crossbar can
only get ∼8-bit computing accuracy with PM[14]. Thanks to
OC, our defected crossbars can get even higher bit accuracy
than defect-free crossbars at the cost of digital computing as-
sistance. Even on the largest crossbar (576×64), our proposed
methods could still maintain >8-bit output accuracy. Our
result does not only demonstrate the effeteness of our defect
mitigation methods, but also points out a potential direction of
crossbar/ALU hybrid computing if more computing accuracy
is needed.
Resistive crossbar based CNN is more sensitive to Stuck-
ON defect rather than Stuck-OFF[21]. Therefore, lower Stuck-
ON/OFF ratio under the same defect rate would cause
more error in the CNN application. In Fig. 11, we tested
ResNet-20 with 10% defects with RS+OC+PM. Two Stuck-
ON/Stuck-OFF ratios are tested: 1.75/9 from [16] and 1/1.
Fig.11(a) shows that higher Stuck-ON/Stuck-OFF ratio leads
to lower minimum and average bit-accuracy in all CNN layers.
Fig.11(b) shows that with minimum bit-accuracy > 8-bit,
crossbar-based ResNet-20 on CIFAR10 maintains software-
level classification accuracy (88.4%), proves the effeteness of
our methods in CNN applications.
V. DISCUSSION
A. Implementation strategy
Since the optimal implementation can only be done with
architecture level analysis, here we only provide some discus-
Fig. 8. Bit accuracy of crossbars with different sizes. From left to right, 8×8, 16×16, 32×32, 64×64, 128×128.
Fig. 9. Avg. bit accuracy with different Stuck-ON/Stuck-OFF ratios on
128×128 crossbar.
Fig. 10. Bit accuracy of ResNet20 layers.
sion on implementation strategies, and it is not the focus of
the paper.
To implement RS in hardware, we need an interconnect
network between data inputs and crossbar rows. Every input
should be able to connect to any row of crossbar to guarantee
arbitrary shuffling order is reachable. Such hardware refers to
non-blocking interconnect networks [22]. In our case, as the
shuffling order is fixed, dynamic routing configuration is very
rare and dynamic power consumption is near zero. To imple-
ment RS in software, we need re-order input data. Re-ordering
data in memory with the given order can be quickly done in
O(n). Due to pipeline processing, software implementation
of RS may not affect the throughput but only affects latency
Fig. 11. Bit accuracy of ResNet20 with 10% defect and different ON/Off
ratio.
Fig. 12. Bit accuracy for limited OC.
since the main bottlenecks are still at DACs and ADCs. Some
memristor-based architectures, such as Atomlayer[5], store all
inputs and intermediate data in DRAM. In this case, software
implementation can be performed within the DRAM at low
cost.
To implement OC in hardware, additional MACs are re-
quired. In our approach, OC is limited to at most 10% of the
total computation. This is because if we have to re-calculate
more than 10% of the VMM computation, the benefit of using
crossbars will be very marginal. Hardware implementation
can minimize delay but at the expense of extra area and
power consumption. Fig. 12 shows the impact of OC rate on
computing accuracy of a 128×128 crossbar array with 10%
defects. 1% OC rate means we only consider 1% defects with
the highest conductance error in each column. 10% OC rate
means we compensate for all 10% defects. Low OC rate saves
computation power but limits the OC performance.
To implement OC in software, the compensation is done by
CPU, and it runs in parallel with the crossbars.
Modern CPUs, such as Intel I3, I5 and I7 series support
SSE4 instruction set which contains the specific dot-product
instructions(DPPS and DPPD), and could be very efficient in
handling OC computations[23].
The hardware overhead is significant in most cases. From
ISAAC [6], a 128× 128 crossbar PE needs 0.157 mm2 area
and 24 mW power. However, a switch network for 128× 128
needs 18.3 with 0.25um technology [24]. For the OC, if we
add MAC after each column, one MAC may need up to 2.1
mm2 and 0.17W under 0.8um technology [25]. As a result,
software implementation may be more suitable. Crossbar-
based architectures like ISAAC, PRIME [7], Atomlayer [5]
could benefit from our methods when encountering defect
issues without any hardware modification.
B. Comparison to related work
Many works have been published on the defect issue, and
their methods can be concluded in two ways. One way is to
use redundant hardware where redundant rows and columns
in a crossbar are used to replace highly defected ones [8], [9],
[26]. Another way is to re-train ANNs with consideration of
defect patterns [11], [10].
With redundant hardware, crossbar size is usually empir-
ically set to 1.5 times of the matrix size regardless of the
hardware cost [26]. However, it is still necessary to have a re-
routing scheme to route input signal from a defected row to
a defect-free row. Therefore, the connection/switch network,
which transmits the input data to its destination row is also
required. Since the redundant crossbar has 50% more rows,
it may need a larger switch network than our hardware RS
implementation. In short, our proposed method can be applied
with redundant crossbars to further mitigate the impact of
defects.
Re-training with consideration of defects sounds promising
as it can tolerate high defect rates up to 20% thanks to the
sparse nature of ANNs [10]. However, it has three limitations:
first, they are ANNs specific and not for general VMM;
Second, the problem must be trainable, or say, there must
be enough training data with labels to re-train the ANN with
consideration of defects; Third, circuits with different defect
patterns have to be re-trained individually even they have the
same weight matrix. Moreover, there are other overheads for
re-training need to be considered in practice, including the
extra training circuit, re-training time, and even more time-
related defects. Because re-training may update weights more
frequently and cause the more time-related defects.
Not only manufacturing defects but also time-related defects
can also be rescued with our proposed method or redundancy
crossbar. After long time use, more defects may appear. We
can detect crossbar defects again, and use the new defect
pattern to update shuffling order, compensation fitting param-
eters, and even the conductance matrix. Overall, our proposed
methods are very flexible and can be used together with
existing defect mitigation methods.
VI. CONCLUSION
Defects in resistive crossbar significantly degrade its perfor-
mance in computing. Previous work using redundant hardware
and/or re-training methods have limitations on efficiency and
applicable ranges. In this paper, we introduce row shuffling
and output compensation to mitigate defects in resistive
crossbar-based analog VMM computing with consideration of
circuit parasitics. Our methods provide high flexibility for im-
plementation and can be used for general VMM applications.
Extensive circuit simulations have been carried out to verify
the performance in different applications.
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